SUMMARY With the increasing demand for SoCs to include rich functionality, SoCs are being designed with hundreds of small memories with different sizes and frequencies. If memory BIST logics were individually added to these various memories, the area overhead would be very high. To reduce the overhead, memory BIST logic must therefore be shared. This paper proposes a memory-grouping method for memory BIST logic sharing. A memory-grouping problem is formulated and an algorithm to solve the problem is proposed. Experimental results show that the proposed method reduced the area of the memory BIST wrapper by up to 40.55%. The results also show that the ability to select from two types of connection methods produced a greater reduction in area than using a single connection method.
Introduction
With the increasing number of functions being included in SoCs, many memories with different sizes and frequencies are being used. Recently, SoCs contain hundreds of memories. Testing all the memories in these SoCs sequentially would take a long time. Therefore, a memory BIST design that allows two or more memories to be tested simultaneously is needed. However, due to power-consumption constraints, not all memories can be activated at the same time. To solve this problem, a scheduling technique for minimizing the test application time under power-consumption constraints is needed. Adding individual circuits for memory BISTs to lots of small memories would result in huge area overheads. To reduce these overheads, memory BIST logic must be able to be shared.
A BIST architecture, based on a single microprogrammable BIST processor and a set of memory wrappers, was proposed to simplify the testing of systems containing many distributed SRAMs of different sizes [1] . To reduce the BIST area overhead, it was proposed to share a single wrapper between a cluster of SRAMs (same type, width, and addressing space). There is another architecture that can connect memories that have different widths or addressing spaces and share BIST logic [2] . In the architecture, single memory BIST logic can test any number of memories. Memories can be tested serially or in parallel. Each memory to test is assigned to a particular step. All memories in step 1 are tested before memories in step 2, and so on. The designer can select a satisfactory assign of memories in consideration of the test time, the diagnostic resolution and the overhead. But there is no deterministic algorithm to find an optimal assign of memories.
In this paper, we propose two types of memoryconnection methods for BIST wrapper sharing. A memorygrouping problem for test circuit minimization under constraints of power consumption and test application time is also formulated together with an algorithm that solves the problem. In addition, the effectiveness of this technique is demonstrated experimentally. This paper is organized as follows. In Sect. 2, our method for memory BIST logic sharing is described. In Sect. 3, the memory-grouping problem and an algorithm to solve the problem are presented. The experimental results are shown in Sect. 4. Finally, Sect. 5 concludes this paper.
Memory BIST Logic Sharing
In this section, we describe our method of BIST logic sharing for single port and word access memory. Figure 1 shows an example of a memory BIST wrapper. The data generator generates input test sequences. The address generator generates read and write addresses and the response analyzer captures test output responses and detects faults. The bypass FFs are not used to test memory, but are used to handle the memory interface signal during a scan test. The area of the address generator, data generator, and response analyzer are almost proportional to the bit width of the address, input data, and output data, respectively. However, some of these logics can be shared by different memories wherever the number of words or the data bit width are the same; hence, the area of test circuits can be reduced. In this paper, we treat the following two memory connection methods for memory BIST logic sharing: parallel connection and serial connection.
Parallel connection can be used to connect memories that have the same number of words. Figure 2 shows an example of parallel connection.
In this example, three data and address generators are reduced to one by distributing the same test data and address signals from a couple of data and address generators to (1) -(4), enabling four memories to be tested simultaneously.
Serial connection allows memories with the same bit width to be connected. Figure 3 shows an example of four serially connected 8 × 32 word memories. In this example, the four memories are tested as an 8 × 128 word memory. The address generator generates an additional 2 bit signal, and the signal is used to select the memories from (1) -(4), enabling the four memories to be tested serially. If all the memories have individual BIST logic, a 32-bit data generator and response analyzer are required, but in this example, all the memories can be tested using a shared 8 bit generator and 8 bit response analyzer.
Serial connection reduces the area more than parallel connection and also uses less power than parallel connection. However, the time required for serial connection testing is longer than that for parallel connection testing. To achieve the minimum area and a reasonable test application time under power consumption constraints, the type of memory connection should be considered during decisions on memory grouping. The layout design must also take into account distance constraints in relation to these connections.
Memory-Grouping Problem and Algorithm

Formulation of Memory-Grouping Problem
In this subsection, we present a memory-grouping problem. We assume that the following information for each memory m i is given: We define two types of compatibility, namely pcompatibility and s-compatibility, as follows:
Given a set of memories V = {m 1 , m 2 , . . . m n }, a pair of memories m i , m j ∈ V is p-compatible if they satisfy the following conditions:
D is a constraint value that the designer decides according to the design condition.
P-compatibility is represented by a graph G p = (V, E p ), where V is a set of a memory and the edge between a pair of vertices (m i , m j ) ∈ E p exists if m i and m j are p-compatible. If a set of memories can be connected in parallel, the graph induced on G p by the memories has to be a clique.
In the same way, a pair of memories m i , m j ∈ V is scompatible if they satisfy the following conditions:
S-compatibility is represented by a graph G s = (V, E s ), where V is a set of memories and the edge between a pair of If a set of memories can be connected serially, the graph induced on G s by the memories has to be a clique.
To design memory BIST wrappers using these techniques for memory BIST logic sharing, we have to find a partition of V such that the memories that share the wrapper are included in the same block. Moreover, the partition π = {B 1 , B 2 , . . . B K } has to satisfy the following conditions:
• G is is the graph induced on G s by block B i .
• G ip or G is is a clique.
When only the graph G ip (G is ) is a clique, the memories included in B i are connected in parallel (serially). Figure 4 shows an example of a compatibility graph and our target partition. For a given set of memories M1-5, pcompatibility, and s-compatibility graphs under the distance constraint D = 30 can be generated as shown in Fig. 4 For a partition π, we can calculate the area of the BIST wrapper, test application time, and power consumption of each block. The area and test application time depend on the test-pattern algorithm. In this work, these were calculated according to a published design [5] using an 8N algorithm as follows.
If the connection type of block
Power consumption
Test application time
The expressions for area calculation (7) and (10) do not consider the influence of timing conditions, but feedback is available from previous designs.
Parallel-connected memories are tested concurrently, and the power consumption is the sum of the power consumption of each memory. In contrast, serial-connected memories are activated one by one. Therefore, the power consumption is the maximum power consumption of the connected memories.
When a partition π as described in Sect. 3.1 is found, the area, power consumption, and test application time of each block are calculated using the above expression.
The total area of the memory BIST wrappers S total is calculated as the sum of S Bi .
To control each memory BIST wrapper, at least one BIST controller must be used. In this study, the number of memory BIST wrappers was reduced by using the proposed connections. There was therefore no increase in the number of controllers. In addition, our target design includes a lot of memories so that the area of the memory BIST wrappers is predominant. Therefore the area of the BIST controllers is disregarded. But if there is a large difference in BIST controllers between parallel and serial connection, S total should include the area of BIST controllers. The difference in the BIST controller area will depend on the BIST architecture and algorithm used.
If there are many memories close to each other, the wiring congestion may also need to be taken into consideration. To add the parameter that reflects the amount of wiring to the area calculation is our future work.
To calculate the total test application time of a memory BIST under a power-consumption constraint, we used a rectangle packing algorithm that has been described elsewhere [6] . The algorithm optimizes the test schedule of each core so that the total test application time of an SoC is minimized under maximum power constraints. The inputs of the scheduling algorithm are the maximum allowed power consumption, the test application time, and the power consumption of each core. In this study, we considered a block to be a core. Therefore, we input {P Bj } {T Bj } as the information for each core. In addition, we assumed the bit width of the inter-connect between each wrapper and control logic remained unchanged. We therefore disregarded the maximum TAM width. In this work, rectangles represent the test application time and power consumption of each memory group were packed within limits representing the power consumption as shown in Fig. 5 .
The packing within the limits is determined so that the total test application time is as short as possible. The left end of each rectangle shows the test start time of the corresponding memory group.
To reduce the total area of memory BIST wrappers by memory BIST logic sharing, we formulated the following memory-grouping problem.
Inputs:
a) A set of memories S and Information for each mem- To minimize S total . To solve this problem, an algorithm is proposed below. Figure 6 shows the memory-grouping algorithm. In step 1, the algorithm creates an s-compatibility graph. In step 2, the minimum cut edge is calculated and deleted from the scompatibility graph. As a result of this operation, the graph is divided, leaving a high possibility of a reduction in area. In step 3, if the graph is not divided as a clique partition, the algorithm returns to step 2. In step 4, the algorithm calculates the test schedule. In step 5, if the test scheduling fails, the algorithm returns to step 2 and divides the graph. If all the memories are divided individually and the scheduling fails, it means that there is no solution under the given constraints. In step 6, the algorithm gathers blocks that have only one memory into one block, and searches for the partition at which S total is minimized using p-compatibility. In this second search, it does not consider blocks that are determined to include two or more memories by the first search. These are considered to be suitable for serial connection, while the rest are considered to be suitable for parallel con- nection. Our proposed algorithm repeats the division process from a 0-partition, that is, only one block that includes all the memories, to obtain the target partition. As the algorithm divides the block, S total increases. To reduce S total , we use the following heuristics. As shown in Fig. 7 , we introduce the weight of an edge that represents the sum of the reduced bit with the data generator and response analyzers resulting from the connection. M1-M5 are the same set of memories that were denoted in Fig. 4 . For example, M1 and M2 have 32-bit data inputs and outputs. If these memories are connected using serial connection, we can reduce the 32-bit data generator and 32-bit response analyzer. So the weight of the edge {M1, M2} in the s-compatibility graph is calculated as 32 + 32 = 64. To ensure that the area is reduced as much as possible, the min-cut method [3] , [4] is used. The following strategies are also used to decide the compatibility of each block of the partition. Serial connection reduces the area more than parallel connection, and it also consumes less power. Therefore, it is possible that giving priority to serial connection reduces S total . Based on this prospect, the proposed algorithm searches for the partition that minimizes S total using only s-compatibility in the first search. Figure 8 shows the pseudo code of the Memory Grouping Algorithm.
Memory-Grouping Algorithm
First, the algorithm initializes variables. The minimum value of S total is stored into S min , and, in the first step, S min is set to the total area of memory BIST wrapper without sharing. The partition of a set of memory S is stored into π, and the initial partition is set to 0-partition of S (line 1-2).
Next, the algorithm creates two compatibility graphs (line 3), and select s-compatibility graph as the graph G that is used to find partition (line 4).
In order to check the compatibility of each block, the algorithm construct a set of graph C all (line 6). Each graph G i that is the member of C all is induced on G by block B i that is the member of π.
Then, for all B i that include two or more memories, execute the following operations (line 7-21).
The minimum cut edge is calculated and delete them from G i . By this operation, the vertex set B i is divided into two blocks, leaving much possibility of the area reduction. If all the graph of new graph set C all are clique, calculate S total and test schedule of the new partition π tmp . If S min > S total and the test scheduling succeeded, π tmp is stored into π best as the best partition, and S total is stored into S min (line 8-17). If there is a graph G i that is not a clique, or the test scheduling failed, π tmp is stored into π next (line 18-20).
If there is no partition that should be tried, the first search is end (line 22-24). Then the algorithm stores pcompatibility graph into G, and collects the blocks that have only one memory into one block (line 25-29). Then, the algorithm searches for the partition that S total is minimized using p-compatibility (line 5-24).
This algorithm performs n(n − 1) times division and scheduling in the worst case. The complexity of the scheduling algorithm and min-cut algorithm are O(V log V) and O(V 2 log V), respectively. Therefore the complexity of this algorithm is O(V 3 log V).
Experimental Results
We carried out experiments to evaluate the proposed method. The proposed algorithm was implemented in C and the experiments were conducted on a 600-MHz Windows PC. Table 1 shows the information in each memory used in the experiment. The 2-4th columns denote the data bit width, word depth, and operating frequencies, respectively. The 5th column shows the power consumption. In this experiment, the power consumption of each memory was a relative value in which memory No. 1 was assumed to be 100 under the following assumption:
The area is proportional to (number of words × number of bits).
The power consumption is proportional to the area. The power consumption is proportional to the frequency.
The 6th and 7th columns show location. In this experiment, the number of memories was varied between 3 and 50, and the program was executed respectively. When the number of memories was N < 11, we used No. 1 to N, and for the rest, we extended the same set of No. 1-10, with the Y coordinate changing between 20 to 50. In an actual test, several background patterns (e.g. marching, checker, checker-bar) are used, but in this experiment, the test application time was calculated by assuming the number of background pat- terns = 1. In addition, the following constraint values were used:
Maximum distance of memory connection: D = 40 Maximum available peak power of the SoC: P = 5000 Maximum test application time of memory: T = 300 Experiments were carried out for the following five cases: (1) Not shared (all the memories had individual BIST wrappers); (2) parallel connection (memory BIST logic was shared using only parallel connection as described in the proposed technique); (3) serial connection (memory BIST logic was shared using only serial connection as described in the proposed technique); (4) parallel and serial connection (memory BIST logic was shared using both parallel and serial connection as described in the proposed technique); and (5) exhaustive search (memory BIST logic was shared using only parallel connection after an exhaustive search). Table 2 shows the experimental results. The first column shows the number of memories and the second column shows the total area of memory BIST wrappers without sharing. Columns 3-5 shows the total area of memory BIST wrappers using the proposed techniques. The third column shows the results of using only parallel connection, while the fourth column shows the results of using only serial connection. The fifth column shows the results of using both parallel and serial connection and the sixth column shows the minimum solution obtained using an exhaustive search.
We were only able to complete an exhaustive search when the number of memories was less than 7. In these cases, the results of the exhaustive search show that the memory BIST logic sharing technique reduced the area of the BIST wrappers by between 21.59 and 47.83% as minimum solutions. However, the technique achieved only 64.45% of the minimum solution in these cases, so there is room for improving the quality of the solution.
The average reduction ratio for parallel connection, serial connection, and parallel and serial connection were 21.08%, 37.25%, and 40.55%, respectively. In all cases, parallel and serial connection achieved the best solution. This result demonstrates that selection from two types of connection methods reduces the area more than using a single connection method.
Finally, Fig. 9 shows the execution time of the implemented memory-grouping program. In all cases, the program was executed within 10 seconds using the proposed algorithm. The technique thus obtained good results within a very short CPU time so it is suitable for practical application.
Conclusion
A memory grouping problem was formulated and an algorithm to solve the problem was proposed. Experimental results showed that the proposed method reduced the area of memory BIST wrappers by up to 40.55%. It was also shown that the ability to select from two types of connection methods reduced the area more than using a single connection method.
As future work we will investigate improving the quality of the solution and minimizing the test application time.
